November 2013

FDD5N50NZF

N-Channel UniFET FRFET MOSFET

500 V, 3.7 A, 1.75 Ω

Features

- $R_{DS(on)}$ = 1.47 Ω (Typ.) @ V_{GS} = 10 V, I_D = 1.85 A
- Low Gate Charge (Typ. 9 nC)
- Low C_{rss} (Typ. 4 pF)
- 100% Avalanche Tested
- Improved dv/dt Capability
- ESD Imoroved Capability
- RoHS Compliant

Applications

- LCD/LED/PDP TV
- Lighting
- Uninterruptible Power Supply

Description

UniFETTM II MOSFET is high voltage MOSFET family based on advanced planar stripe and DMOS technology. This advanced MOSFET family has the smallest on-state resistance among the planar MOSFET, and also provides superior switching performance and higher avalanche energy strength. In addition, internal gate-source ESD diode allows UniFET II MOSFET to withstand over 2kV HBM surge stress. The body diode's reverse recovery performance of UniFET II FRFET MOSFET has been enhanced by lifetime control. Its trr is less than 100nsec and the reverse dv/dt immunity is 15V/ns while normal planar MOSFETs have over 200nsec and 4.5V/nsec respectively. Therefore, it can remove additional component and improve system reliability in certain applications in which the performance of MOSFET's body diode is significant. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.



D-PAK



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted.

Symbol	Parameter			FDD5N50NZFTM	Unit
V_{DSS}	Drain to Source Voltage			500	V
V_{GSS}	Gate to Source Voltage			±25	V
I_D	Drain Current	- Continuous (T_C = 25°C)		3.7	A
		- Continuous (T_C = 100°C)		2.2	
I_{DM}	Drain Current	- Pulsed	(Note 1)	14	A
E_{AS}	Single Pulsed Avalanche Energy		(Note 2)	165	mJ
I_{AR}	Avalanche Current		(Note 1)	3.3	A
E_{AR}	Repetitive Avalanche Energy		(Note 1)	6.25	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	20	V/ns
P_D	Power Dissipation	(T_C = 25°C)		62.5	W
		- Derate Above 25°C		0.5	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range			-55 to +150	°C
T_L	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 Seconds			300	°C

Thermal Characteristics

Symbol	Parameter	FDD5N50NZFTM	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	

Package Marking and Ordering Information

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FDD5N50NZFTM	FDD5N50NZF	DPAK	Tape and Reel	330 mm	16 mm	2500 units

Electrical Characteristics $T_C = 25^oC$ unless otherwise noted.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
BV_{DSS}	Drain to Source Breakdown Voltage	I_D = 250 μA, V_{GS} = 0 V, T_C = 25°C	500	-	-	V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	-	0.5	-	V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 500 V, V_{GS} = 0 V	-	-	10	μA
		V_{DS} = 400 V, V_{GS} = 0 V, T_C = 125°C	-	-	100	
I_{GSS}	Gate to Body Leakage Current	V_{GS} = ±25 V, V_{DS} = 0 V	-	-	±10	μA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{GS} = V_{DS}, I_D = 250 μA	3.0	-	5.0	V
$R_{DS(on)}$	Static Drain to Source On Resistance	V_{GS} = 10 V, I_D = 1.85 A	-	1.47	1.75	Ω
g_{FS}	Forward Transconductance	V_{DS} = 20 V, I_D = 1.85 A	-	4.2	-	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1 MHz	-	365	485	pF
C_{oss}	Output Capacitance		-	50	65	pF
C_{rss}	Reverse Transfer Capacitance		-	4	8	pF
$Q_{g(tot)}$	Total Gate Charge at 10V	V_{DS} = 400 V I_D = 3.7 A, V_{GS} = 10 V (Note 4)	-	9	12	nC
Q_{gs}	Gate to Source Gate Charge		-	2	-	nC
Q_{gd}	Gate to Drain “Miller” Charge		-	4	-	nC
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 250 V, I_D = 3.7 A, V_{GS} = 10 V, R_G = 25 Ω (Note 4)	-	12	35	ns
t_r	Turn-On Rise Time		-	19	50	ns
$t_{d(off)}$	Turn-Off Delay Time		-	31	70	ns
t_f	Turn-Off Fall Time		-	22	55	ns
Drain-Source Diode Characteristics						
I_S	Maximum Continuous Drain to Source Diode Forward Current		-	-	3.7	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	14	A
V_{SD}	Drain to Source Diode Forward Voltage	V_{GS} = 0 V, I_{SD} = 3.7 A	-	-	1.5	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_{SD} = 3.7 A, dI_F/dt = 100 A/μs	-	87	-	ns
Q_{rr}	Reverse Recovery Charge		-	0.15	-	μC

Notes:

1. Repetitive rating: pulse-width limited by maximum junction temperature.
2. L = 23 mH, I_{AS} = 3.7 A, V_{DD} = 50 V, R_G = 25 Ω, starting T_J = 25°C.
3. I_{SD} ≤ 3.7 A, di/dt ≤ 200 A/μs, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C.
4. Essentially independent of operating temperature typical characteristics.

Typical Performance Characteristics

Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. Maximum Safe Operating Area



Figure 9. Maximum Drain Current vs. Case Temperature



Figure 10. Transient Thermal Response Curve





Figure 11. Gate Charge Test Circuit & Waveform



Figure 12. Resistive Switching Test Circuit & Waveforms



Figure 13. Unclamped Inductive Switching Test Circuit & Waveforms



Figure 14. Peak Diode Recovery dv/dt Test Circuit & Waveforms

Mechanical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO JEDEC, TO−252, ISSUE C, VARIATION AA.
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M−1994.
D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.
E) PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.
F) DIMENSIONS ARE EXCLUSSIVE OF BURSS, MOLD FLASH AND TIE BAR EXTRUSIONS.
G) LAND PATTERN RECOMENDATION IS BASED ON IPC7351A STD TO220P1003X238−3N.
H) DRAWING NUMBER AND REVISION: MKT−TO252A03REV8