


N-channel 600 V, 3.5 Ω typ., 2 A Power MOSFETs in DPAK, IPAK, TO-220FP and TO-92 packages



Features

Order code	V_{DS}	$R_{DS(on)max.}$	I_D	Package
STD2HNK60Z	600 V	4.8 Ω	2 A	DPAK
STD2HNK60Z-1				IPAK
STF2HNK60Z				TO-220FP
STQ2HNK60ZR-AP			0.5 A	TO-92

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Zener-protected

Applications

- Switching applications

Product status
STD2HNK60Z
STD2HNK60Z-1
STF2HNK60Z
STQ2HNK60ZR-AP

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value			Unit
		DPAK, IPAK	TO-220FP	TO-92	
V_{DS}	Drain-source voltage	600			V
V_{GS}	Gate-source voltage	± 30			V
I_D	Drain current (continuous) at $T_C = 25\text{ }^{\circ}\text{C}$	2.0	2.0 ⁽¹⁾	0.5	A
I_D	Drain current (continuous) at $T_C = 100\text{ }^{\circ}\text{C}$	1.26	1.26 ⁽¹⁾	0.32	A
$I_{DM}^{(2)}$	Drain current (pulsed)	8	8 ⁽¹⁾	2	A
P_{TOT}	Total dissipation at $T_C = 25\text{ }^{\circ}\text{C}$	45	20	3	W
ESD	Gate-source human body model ($R = 1.5\text{ k}\Omega$, $C = 100\text{ pF}$)	2			kV
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat-sink ($t = 1\text{ s}$, $T_C = 25\text{ }^{\circ}\text{C}$)		2500		V
$dv/dt^{(3)}$	Peak diode recovery voltage slope	4.5			V/ns
T_j	Operating junction temperature range	-55 to 150			$^{\circ}\text{C}$
T_{stg}	Storage temperature range				

1. Limited by maximum junction temperature.

2. Pulse width limited by safe operating area.

3. $I_{SD} \leq 2\text{ A}$, $di/dt \leq 200\text{ A}/\mu\text{s}$, $V_{DSpeak} \leq V_{(BR)DSS}$, $V_{DD} = 80\% V_{(BR)DSS}$.

Table 2. Thermal data

Symbol	Parameter	Value			Unit
		DPAK, IPAK	TO-220FP	TO-92	
$R_{thj-case}$	Thermal resistance junction-case	2.77	6.25		$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	100	62.5	120	$^{\circ}\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	50			$^{\circ}\text{C}/\text{W}$
$R_{thj-lead}$	Thermal resistance junction-lead			40	$^{\circ}\text{C}/\text{W}$

1. When mounted on 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j\text{ Max}$)	2	A
E_{AS}	Single pulse avalanche energy (starting $T_j = 25\text{ }^{\circ}\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	120	mJ

2 Electrical characteristics

($T_{CASE} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1\text{ mA}$, $V_{GS} = 0\text{ V}$	600			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$, $V_{DS} = 600\text{ V}$			1	μA
		$V_{GS} = 0\text{ V}$, $V_{DS} = 600\text{ V}$, $T_C = 125\text{ }^{\circ}\text{C}$ ⁽¹⁾			50	μA
I_{GSS}	Gate body leakage current	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 20\text{ V}$			± 10	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50\text{ }\mu\text{A}$	3	3.75	4.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10\text{ V}$, $I_D = 1\text{ A}$		3.5	4.8	Ω

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 25\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0\text{ V}$	-	280		pF
C_{oss}	Output capacitance			38		
C_{rss}	Reverse transfer capacitance			7		
$C_{oss\text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0\text{ to }480\text{ V}$, $V_{GS} = 0\text{ V}$	-	30		pF
Q_g	Total gate charge	$V_{DD} = 480\text{ V}$, $I_D = 2\text{ A}$, $V_{GS} = 0\text{ to }10\text{ V}$ (see Figure 18. Test circuit for gate charge behavior)	-	11	15	nC
Q_{gs}	Gate-source charge			2.25		
Q_{gd}	Gate-drain charge			6		

1. $C_{oss\text{ eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300\text{ V}$, $I_D = 1\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = 10\text{ V}$ (see Figure 17. Test circuit for resistive load switching times and Figure 22. Switching time waveform)	-	10	-	ns
t_r	Voltage rise time			30		
$t_{d(off)}$	Turn-off delay time			23		
t_f	Fall time			50		

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I _{SD}	Source-drain current		-		2	A
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				8	
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 2 A, V _{GS} = 0 V	-		1.3	V
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/μs	-	178		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 20 V (see Figure 19. Test circuit for inductive load switching and diode recovery times)		445		nC
I _{RRM}	Reverse recovery current			5		A
t _{rr}	Reverse recovery time	I _{SD} = 2 A, di/dt = 100 A/μs	-	200		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 20 V, T _j = 150 °C (see Figure 19. Test circuit for inductive load switching and diode recovery times)		500		nC
I _{RRM}	Reverse recovery current			5		A

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics curves

Figure 1. Safe operating area for DPAK/IPAK




Figure 2. Thermal impedance for DPAK/IPAK




Figure 3. Safe operating area for TO-220FP




Figure 4. Thermal impedance for TO-220FP




Figure 5. Safe operating area for TO-92




Figure 6. Thermal impedance for TO-92




Figure 7. Output characteristics




Figure 8. Transfer characteristics




Figure 9. Normalized $V_{(BR)DSS}$ vs temperature




Figure 10. Static drain-source on-resistance




Figure 11. Gate charge vs gate-source voltage




Figure 12. Capacitance variations




Figure 13. Normalized gate threshold voltage vs temperature




Figure 14. Normalized on-resistance vs temperature




Figure 15. Source-drain diode forward characteristics






Figure 16. Maximum avalanche energy vs temperature




3 Test circuits

Figure 17. Test circuit for resistive load switching times




AM01468v1

Figure 18. Test circuit for gate charge behavior




AM01469v1

Figure 19. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 20. Unclamped inductive load test circuit




AM01471v1

Figure 21. Unclamped inductive waveform



AM01472v1

Figure 22. Switching time waveform



AM01473v1